Systematic design of analog cmos circuits using pre computed lookup tables paul jespers - The ebook
Systematic
Design of Analog CMOS Circuits Using Pre Computed Lookup Tables Paul Jespers
Visit to download the full and correct content document: https://textbookfull.com/product/systematic-design-of-analog-cmos-circuits-using-precomputed-lookup-tables-paul-jespers/
More products digital (pdf, epub, mobi) instant download maybe you interests ...
Design of Analog CMOS Integrated Circuits 2nd eddition 2nd Edition Behzad Razavi
Next-Generation ADCs, High-Performance Power Management, and Technology Considerations for Advanced Integrated Circuits: Advances in Analog Circuit Design 2019 Andrea Baschirotto
Whether you are a professional analog circuit designer, a researcher, or a graduate student, this book will provide you with the theoretical know-how and practical tools you need to acquire a systematic and re-use oriented design style for analog integrated circuits in modern CMOS.
Paul G. A. Jespers is a Professor Emeritus of the Université Catholique de Louvain and a LifeFellowoftheIEEE.
Since the 1960s, the square-law model for complementary metal-oxide-semiconductor (CMOS) transistors has been used extensively to analyze and design analog and digital integrated circuits. An advantage of the square-law equations is that they are easy to derive frombasicsolid-statephysics,algebraicallysimpleandyetusefulforgaininginsightintobasic CMOS circuit behavior As a result, the square-law model remains useful as a “ warm-up tool” for students in circuit design, and it is featured in all popular analog integrated circuit textbooks(examplesinclude[1],[2]).
On the other hand, it is well known that the square-law MOS model is plagued by severallimitations,especiallywhenitcomestoshort-channeltransistors:
The above-stated issuesare clearly visible in Figure11, which shows the current density plot ofarealistic65-nmtransistor,togetherwithexponentialandsquare-lawapproximations.The exponential provides a reasonably good fit for very low VGS (weak inversion) and the quadratic approximation begins to make sense a few hundred millivolts above the device’s threshold voltage (vertical dashed line). The transition from weak to strong inversion should ideally be smooth and continuous, but finding a physical relationship that bridges the exponential and square-law approximations turns out to be non-trivial In addition, at very ModernMOSFETsareimpairedbynumerousmobilitydegradationeffects,related totheirshortchannellength,thingateoxideandtheirgenerallymorecomplex structureanddopingprofiles Instronginversion,withgateoverdrivevoltages(VGS –VT)ofseveralhundredmillivolts,theerrorinthetransconductancepredictedby square-lawmodelswithconstantparametersisoftheorderof20–60%.
The above-stated modeling limitations are a great nuisance when it comes to design, since the square-law hand calculations described in textbooks typically won’t match simulations for a classical flow (see Figure 1.2). Modern circuit simulation relies on complex devicemodelssuchasBSIM6[6]orPSP1 [7], which are carefully crafted to reflect the “real” device characteristic in Figure 11 The result is a significant disconnect between hand analysis and simulation results, and consequently, designers tend to shy away from handcalculations and resort to a design style built on iterative and time-consuming SPICE-based “tweaking.”
Thereareseveralissueswiththeiterativesimulation-baseddesignofanalogcircuits.The problem is that the designer loses insight about the tradeoffs as well as the ability to sanitycheck the results While an equation-based design can reveal fundamental issues with a topology and help the designer advance his or her circuit architecture, it is difficult to gain knowledge about the fundamental limits of a circuit via repetitive sizing and simulation. What used to be design now resembles reverse engineering, which is highly undesirable for anyonewhoisinterestedinleading-edgeinnovation.
The second issue is that highly iterative design based on SPICE “tweaking” is typically incompatible with the time-to-market pressure seen in today’s IC developments As a response to this problem, universities and EDA vendors have created solutions that look to automate the iterative process, leveraging the vast amount of computing power available today. The work of [8] provides an extensive reference list of such programs and categorizes themasfulldesignautomation(FDA)tools WhileanFDAapproachcanhelpovercomethe design time issue, it comes with the same problem as manual tweaking: It is even more difficult for the designer to gain analytical insight and intuition, which is an important ingredientfortopologyselectionandinnovation.
Taking a step back, we note that the key problem is not the equation set that describes the circuit, which tends to be either amenable to manual derivation or available in standard textbooks and publications The main issue lies in linking the device sizing parameters (geometriesandbiascurrents)tothetransistor’s representation within the circuit, typically in formofasmall-signalmodel.Therefore,whileusingFDAcanbeappropriateandjustifiedin somecases,itgoesonestepfurtherthanrequired,providingfullautomationattheexpenseof analyticalinsight
The design approach described in this book falls under the category of full design handcrafting (FDH) [8]. It builds on classical hand analysis methods and eliminates the gap betweenhandanalysisandcomplextransistorbehaviorusingSPICE-generatedlookuptables (see Figure 1.3). The tables contain the transistor’s equivalent small-signal parameters (gm, gds, etc) across a multi-dimensional sweep of the MOSFET’s terminal voltages Since using the lookup table data closely captures the behavior of the SPICE model, the approximation issues of Figure 1.2 are eliminated and it is possible to achieve close agreement between the desired specs and the simulated performance without iterative tweaking. Though in some cases the calculations can literally be done by hand, it is usually more efficient to implement the design flow through a computer script. In this book, we chose the popular Matlab® environmentfordesigningsuchscripts
Figure1.3Analogcircuitdesignflowusedinthisbook
Itisworthnotingthattheoutlinedapproachdoesnotresemblethe“SPICEintheloop” approach [9], [10] advocated in the 1980s The main differences are: (1) The lookup tables arecreatedonceandstoredpermanently;theydonotgetupdatedwitheachcircuitsimulation run. (2) The design scripts tend to use abstract and simplified circuit models. This often means that the designer does not need to worry about auxiliary circuits that may be required to get a SPICE simulation to work. For example, it is possible to create a design script that evaluates the small-signal performance of an amplifier under the assumption that the bias point is perfectly set How exactly that bias point is established can be determined later, after studyingthefirst-orderperformancetradeoffs.
A key aspect of the proposed methodology is that we interpret and organize the lookup table databasedonthetransistor’sinversionlevel,employingthetransconductanceefficiency gm/ID as a proxy, and key parameter for design. This metric captures a device’s efficiency in translating bias current to transconductance and spans nearly the same range in all modern CMOSprocesses(~3…30S/A). Whencombinedwithotherfiguresofmerit(gm/Cgg,gm/gds, etc), thinking in terms of gm/ID allows us to study the tradeoffs between bandwidth, noise, distortion and power dissipation in a normalized space The final bias currents and device
sizes follow from a straightforward de-normalization step using the current density (ID/W). WewilltakeafirstlookatthisnormalizeddesignapproachinSection122
The idea of gm/ID-based design was first articulated by Silveira, Jespers et al in 1996 [11]. Since then, the approach has been continuously refined through academic research (see e.g. [12]–[17]) and is being taught at various universities. Several companies known to the authors have integrated lookup table based design into their design environments. These efforts were driven by the first set of graduates being exposed to the methodology in school. Despitethisgrowingpopularity,muchneedstobedonetomaketheapproachaccessibletoa broadercommunityandspecificallythoseengineerswhohavenotacquiredthematerialatthe university. The goal of this book is to provide a comprehensive resource that will accomplish this.
It is important to note that several other authors have made contributions toward a design methodology that follows the spirit of full design handcrafting with bridges between hand analysis and simulation Among them are the inversion coefficient (IC) based flows by Binkley [18], Enz [19], and Sansen [20] as well as the 2010 gm/ID-centric book by Jespers [21]. The main difference between these works and the present book is that they are still based on analytical device models. Instead of working with purely numerical lookup table data, these methodologies assume that the transistor characteristics can be fit to model equations(typicallyEKV[22])thataremorecomplexthanthesquare-lawmodel,butnottoo complex to be included in a design script environment. This approach is certainly workable for today’s mainstream technologies, but we decided to go with a sizing approach that is agnostic to the increasingly complex physical behavior of nanoscale transistors. Despite this goal, we still make use of the EKV model to build intuition, but won’t use it to compute the ultimatedevicesizes ThisapproachismadetransparentinChapters2–4
1.2 The Analog Circuit Sizing Problem and the Proposed Approach
Before outlining the remainder of this book, we feel that it is important to provide a short (and simplified) walk-through of the proposed design methodology. For this purpose, we assume that the reader is familiar with CMOS square-law design and we use the shortcomingsofthesquarelawtomotivateourapproach
Generally, the types of analog circuits that we consider in this book fall into the class-A category, which means that they are operated with constant bias current. A basic example is the differential pair shown in Figure 1.4, which is usually part of a larger circuit (not shown for simplicity). Sizing the circuit in Figure 1.4 means that the designer must find suitable valuesfor
For this introduction, we will assume that through some design process, we determined that the differential pair should implement a certain transconductance (gm). How does this requirement translate into values for ID, W and L? We will initially approach this question using simple square-law expressions and then refine our treatment to arrive at the proposed methodology
Figure1.4Differentialpair.
1.2.1Square-LawPerspective
Ideally, we would like to have an equation that relates all relevant parameters of the above example with one another. The square-law model used in standard textbooks provides such anexpression[1]:
Even though this formula is inaccurate for modern devices, it clarifies a basic, and generally important, point: there are an infinite number of choices for W,L and ID that all lead to the designgoalofrealizingacertainvalueofgm.Tocontinue,weneedafeelforthetradeoffthat wearemakingbypickingoneofthesemanysolutions
To make progress, let us articulate what we would ideally like to achieve: We want to meet the design goal using the lowest possible current and the smallest possible transistor size.Inabsenceofanyotherconstraints(tobeconsideredinlaterchapters),thisimmediately impliesthatweshouldusethesmallestavailablechannellengthL(forexample,Lmin =60nm forthetechnologyusedinthisbook)
Note that achieving both simultaneously is not possible, since the product W×ID is fixed. To think about this tradeoff systematically, we introduce two figures of merit that relate the designobjective(gm)tothevariablesthatwewanttominimize:
Using the standard textbook square-law expressions [1], we can write these figures of merit as:
Here, is the quiescent point gate overdrive voltage of the transistor. Physically, large VOV means that the channel is more strongly inverted, ie more inversion chargeispresentunderneaththegate
The key observation from the above equations is that the gate overdrive controls how efficiently we employ current (ID) or device width (W) to generate the desired
transconductance. The designer can pick a large VOV to arrive at a small device width or a small VOV to minimize the current Thus, the gate overdrive voltage can be viewed as a “knob” (see Figure 15) that fully defines the sizing tradeoff Also, note that once VOV has been chosen, the required device current (for a given gm) follows directly from (1.3); no technology-specificparametersareneeded(assumingthesquarelawholds).
In addition, the choice of VOV sets the minimum VDS for which the transistor remains saturated (VDsat = VOV for a square-law device) and it also determines the circuit’s linearity [23]. It is therefore not surprising that the gate overdrive is among the most important parametersusedinsquare-lawcentriccircuitoptimization.Forexample,theseminalworkby Shaeffer and Lee [24] studied the relationship between the gate overdrive voltage and the bandwidth,noiseandlinearityofalow-noiseamplifier(LNA).Itwasfoundthatthetradeoff betweentheseperformancemetricsisfixedonceacertainVOV ischosen.
Unfortunately,andasalreadydiscussedinSection1.1,thesquare-lawmodelhasbecome obsolete for design with modern MOS transistors. To see this, consider Figure 1.6, which plots the figures of merit of (12) for a minimum-length n-channel device in 65-nm CMOS For reasons discussed in Chapter 2, the square-law expressions fit reasonably well only for a narrow range of gate overdrives in strong inversion (say VOV = 0.2…0.4 V). Thus, (1.3) and (1.4) do not accurately link VOV with gm/ID and gm/W and the expressions are consequently unsuitablefordesigninthegiven65-nmtechnology.
Another random document with no related content on Scribd:
money long since due.’ This was in 1658, but in March of the following year they wrote bitterly to the Council that, while such large debts were contracted and they were struggling with difficulties, it made them ‘exceeding unhappy’ to see that even their assignments on the customs were not handed over to them in full.[1482] In May 1659, among other items, £330,000 was owing for seamen’s and £43,000 for dockyard wages, and the £735 a week paid by the Navy Treasurer to the Savoy and Ely House hospitals was six months over-due.[1483] In September the army commissioners were directed to hand over £60,000 for naval purposes, although the soldiers’ pay was months in arrear When the Commonwealth accounts close on 7th July 1660 the debt was £1,056,000.[1484] For this large sum every year from 1640 furnished its quota, thus detailed:—1640-9, £10,200; 1650, £71,000; 1651, £25,000;1652, £16,000; 1653, £11,000; 1654, £5000; 1655, £50,000; 1656, £229,000; 1657, £218,000; 1660, £421,000. That the earlier amounts were not merely book debts carried forward for want of claimants is shown by the existence of a petition, of April 1658, begging for the settlement of a bill for freight incurred between 1643 and 1651.[1485] These liabilities, belonging to only one branch of the public service, help to explain why many classes of society, not actively royalist, may have welcomed a restorationwhichpromisedasettlementof debtsand a morestable financialsystem.
When the St George’s cross was made the national flag in February 1648-9, it was also ordered that an escutcheon should be carried on the stern of each man-of-war, containing a red cross in one compartment and a harp in another In 1653 the three Generals at sea used, besides their standards, a pendant of red, white, or blue, at the main, and their vice- and rear-admirals their respective colours at the fore and mizen. From 18th May 1658 the standard of the General of the fleet was to bear the arms of England, Scotland, and Ireland, ‘with his Highnes’ escutcheon of pretence according to the great seal of England.’ The jack flag for admirals was to consist of the arms of England and Scotland united, ‘according to the ancient form,’ with the harp added, ‘accordingtoamodelnowshown.’[1486] All saluting, whether from ships or forts, was strictly forbidden in 1652, except in honour of ambassadors; but the salute to the flag from foreigners was firmly upheld under all circumstances. By the treaty of 5th April 1654, the Dutch formally acknowledged the English right to the salute in the ‘British seas.’ In 1657 Opdam, with thirty Dutch sail, passing Dover struck his flag and saluted the castle; shortly afterwards he met the Dragon and the Colchester, whose captains ordered him again to strike. He refused, saying that he was not expected to pay this mark of respect to every ship he met, whereupon they replied that if he did not they would engage him till they sank alongside. Then ‘he struck in a great rage,’ and kept his flag down till out of sight of the Englishmen. Man-of-war captains sometimes displayed the same feeling of pride in their position at the expense of English ships. In 1654 a Virginiaman was run down and sunk in the Channel by the Ruby In the subsequent inquiry the master of the merchantman held that the Ruby should have gone astern of his vessel, to which her captain retorted by asking, ‘How many men-of-war have you known go under a merchantman’sstern?’
The prices of naval stores varied greatly, according to the confidence felt in the treasury and conditions of peace or war; the following are the rates for someoftheprincipalarticles:—
1655,£10, 12salast 1656,£12a last 1657,£12, 10salast 1658,£13a last
P
1654,£1,16sabarrel 1655,£15, 5salast
B
1654,£1,15satun 1659,£2,5s ”
S [1488] D 1656,12s6d each 1659,14s ”
O D 1657,£4,3sper 100of six score
W O 1659,£26, 15saton
E T 1658,£2,3sper cwt.
L V for blocks 1656,£6,15saton
Examples of that incongruity of expression usually associated with Puritan fervour are not frequent among the Navy papers, but they do occasionally occur On one occasion Lawson writes, ‘All that look towards Zion should hold Christian communion—we have all the guns aboard.’ Major Robert Sedgwick, starting for the West Indies, asks the Navy Commissioners, after official details, for ‘your prayers that we may be sent out with a blessing and be a blessing where we go.’ Major Sedgwick’s duties were to kill Spaniards, plunder their property, and annex their territory These men were too grimly earnest in the work they set their hands to do to trouble themselves about fine phrases. They lacked humour, and the court of Charles II was, we are taught, very witty; but when, in 1667, the roar of foreign guns was, for the only time in English history, heard in London, even that majority which always loves a royal jest must havebeguntoappreciatethedistinctionunderlyingStewartwit and Puritan dulness.
APPENDIX A
CHAPTER HOUSE BOOK V . XIII
Here ensuyth An Inventorie or boke of All such Stuff, tacle, apparell, Ordynaunce, Artillarie and habillamentes for the warre as Remayned in our soveraigne lord the kynges shippes the xxvij day of July the vjᵗʰ yere[1489] of his reign, By a vewe taken by Sir Henry Wyat, Sir Andrewe Wyndsore, knightes, George Dalyson, and Thomas Tamworth, commissioners in that behalf appoynted, Whuch Stuff, tacle, apparell, Ordynaunce, Artillaries, and habillamentes for the warre Was delyvered into the charge and kepyng of severall persons hereaftyr particlerly named to our seid soveraigne lord the kynges use by Indentures thereof made and also billes signed with the handes of the seid commissioners in the custodie of the seid persones remaynyng, That is to Sey
The kynges Shippe called the Henry Grace de Dewe:—Stuff, Tacle, and apparell of the seid shippe delyvered by the seid Commissioners into the charge of John Hopton by Indenture, that is to sey
ffyrst the foremast of the seid shippe j Shrowdes to the same xvj
Dedemens hyes[1490] to the same xvj
Tacles to the foremast iiij
Doble polles[1491] with Shyvers[1492] of Brasse iiij
Single polles with Shyvers of Brasse iij
Single polles with a colk[1493] of Brasse j
Swyfters to the foremast vj Doble polles with colkes of Brasse iij polles whuth Shyvers of wode iij polles with v colkes of Brasse and oone of wode vj
Garnettes to the foremast with iiij poles[1494] ij
Garnet with ij polles and shyvers of Brasse j
Garnet with a shever of Brasse and another of tymbre j
Trusses to the foremast ij
Drynges[1495] to the same j
Doble polles for the trusses with colkes of brasse ij
Single poles of tymbre ij
Drynges with a doble pole with a colk of brasse and oone single pole of wode j halyers to the foremast ij
Shyvers of Brasse to the brest[1496] of the forecastell iij
Ramehedes with ij shevers of Brasse j
Shetes to the foresayle ij
pollies with shevers of Brasse to the same ij lyftes to the foresayle ij
Doble polies with shyvers of Brasse to the same ij
Single polies with colkes of Brasse ij
Shetes to the toppe Sayle ij
Single polies with woden pynnes to the same ij
Tackes to the foresayle ij
Stodynges[1497] to the foreyerd ij pollies to the same with woden pynnes ij cranelynnes to the foremast j
Single poles with shyver of Brasse j
Bowelynnes to the foreyerd with the poleis and dedemanes hies and oone doble pole with a shever of brasse j
Stayes to the foreyerd with iiij dedemens heies ij
Sprete sayle yerdes ij halyers to the same ij
Single poleis with shyvers of Brasse to the same ij lyftes to the Sprete Sayle with iij single polies and woden pynnes j
Grapilles[1498] with the cheyne hangyng apon the bowspret with a pole havyng a colk of brasse j
knyghtes[1499] longyng to the lyftes of the foresayle with ij shevers of brasse ij
The fore topmast j
Shrowdes to the same xij
halyers with a doble polie and a colk of brasse ij single poleis with woden pynnes ij
Bowlynes to the foretop Sayle yerd with pawes[1500] and dedemens hyes to the same ij
Brasses[1501] for the foretop sayle yerd ij Single poles with pynnes of wode ij
lyftes to the foretopsayle yerd with iiij poleis with wooden pynnes ij
Shetes to the foretopsayle with ij woden poles ij
Steyes to the foretopmast j
Sayle yerdes to the foretop j
Toppe Galant apon the foretopmast j mastes to the same j
Shrowdes to the same viij
halyers with ij single poles with woden pynnes ij
Brasses to the same with ij single poleis and wodepynnes and dedemens hyes to the same ij
Bowlynes to the topgalant yerd the power and dedemens hies to the same ij lyftes to the foretopgalant yerd with iiij single polies with woden pynnes ij
Shetes with ij single poles with woden pynnes ij
Stayes to the foretopgalant mast j
Shevers of Brasse for the cattes in the forecastell iiij
Davettes[1502] with iiij shevers of Brasse ij
Smale davettes with oone shever of Brasse j
The mayne mast[1503] j
Shrowdes with cheynes of yron and dedemenes hies to the same xl
Bote tacles of sterebord syde with iiij doble poles and viii single poleis with xvj shyvers of Brasse[1504] iiij
Swifters on the same syde with vij doble poleis and vii single polees with colkes of Brasse and ij poles of tymbes[1505] pynnes viij
Garnettes with ij single poles with shivers of Brasse j
Garnettes with ij single polies with colkes of Brasse j
Garnettes with oone single pole with a shever of Brasse and an other pole with a colk of Brasse j
Stodynges with a single polie with a Shever of Brasse j
Bote tacles oon ladbord syde with iiij doble polies and viij single polies with xvj Shevers of Brasse iiij
Bretayn tacles[1506] with ij single polies and Shevers of Brasse to the same j
Swyfters with vij doble polies with colkes of Brasse and viij single poles with colkes of Brasse viij
Garnettes whereof oone with ij single polies and ij shevers of Brasse an other with ij single poleis with ij colkes of Brasse and an other with a shever of Brasse iij
Stodynges with a shever of Brasse j
tymber polies for the Shuts[1507] ij
The mayne yerde with the mayne parell j
Single poleis with a shever of Brasse to wynde up the mayne parell j
Trusses with iiij doble polleis and iiij single polies with xij shevers of Brasse iij
Drynges with ij doble polies and iiij shevers of Brasse ij
Single poleis of tymbre to the same ij
Tyes j payer
Whele Ropes[1508] j
Geers with vj single poleis whereof iiij with shevers of Brasse and ij of tymbre iij
knyghtes belonging to the same with iij Shevers of Brasse iij
Single poles for the topsayle iiij
Shutes with iiij shevers of Brasse ij
knyghtes with ij shevers of Brasse ij
The mayne yerd j
lyftes with ij doble poleis and ij single with vj
Shevers of Brasse to the same ij
Knyghtes with ij Shevers of Brasse ij
Shutes ij
Tackes ij
bowlynes with Brydelles and Dedemens hies ij
poleis to the mayne Bowlyne with ij Shevers of Brasse j
mayne Stayes with viij dedemens hies iiij
Brasses with ij single poles and colkes of Brasse ij
The mayne top j
The mayne top mast and a coler of yron j
Shrowdes to the same with dedemens hies xiiij
The mayne top Sayle yerd j
Tyes j
halyers with a doble and a single polie with ij shevers of Brasse j
Brases with iiij poles ij
lyftes with iiij polies and colkes of Brasse ij
Cranelynnes with a single pole and a colk of Brasse j
Steyes to the mayne top mast j
bowlynes with dedemens hies ij
The top Galant apon the mayne topmast j mastes for the same j
Rynges of yron for the same j
Shrowdes to the same with dedemens hies x
Sayle yerdes to the same j
Stayes to the same j
Bowlynes ij
Brases with ij poles to the same ij
Shutes ij
Grabulles with cheynes to the same ij
poleys apon the mayne yerd for the grabulles ij
Spare knyghtes standyng by the mast with ij shevers of Brasse ij
The mayne meson mast j
Shrowdes with xj doble poles and xj single poles, a doble and single polee with colkes of Brasse xij
Swyftyers with vj doble poles and vj single poles with colkes of Brasse vj
Tacles with ij doble poles of tymbre ij
Single poles oone of tymbre the other with a colk of Brasse ij
Steyes j
Shutes j
Single poles oon of tre[1509] the other with a colke of Brasse for the same Shutes ij
cranelynes with a single polie and a colk of Brasse j
Brases with ij single poles ij
Teyes[1510] ij
halyers ij
The Rame hede j
knyghtes with iij Shevers of Brasse j
The yerd to the meson Sayle j
lyftes with iij poles and dedemens hies j
Trusses with a double and a single polie with colkes of Brasse j
Toppe j
Topmast to the same j
Rynges of yron j
Shrowdes with dedemens hies x
The Sayle yerd j
Tyes j poles to the same ij
lyftes with iij poles and dedemens hies j
The top Galant of the mayne meson j
The mast to the same j
Shrowdes to the same vj
lyftes with iij poleis and dedemens hies j
The Sayle yerd j
Tyes to the same j halyers j
The boneaventure mast j
Shrowdes with x Doble poles and x syngle poleis x
Sayle yerdes j
Tyes j halyers with a doble pole ij knyghtes with iiij Shevers of Brasse j
Shutes with ij poleis to the same j
The boneaventure top j mastes to the same j
Sayle yerdes j
Shrowdes viij
Steyes j
In the storehouse of the Shipp viij single pendaunt polies with shevers of Brasse viij
Smale single garnet poleis with shevers of Brasse j
Doble lyft poleis with shevers of Brasse iiij
Doble poleanker[1511] poleis with shevers of Brasse iiii
Snach polleis with gret Shevers of Brasse iiij
Single poleis with Shevers of Wode xiiij
Doble poleis with Shevers of Wode ij
Doble poleis with a colk of Brasse j
Single poleis with a colk of Brasse j pottes called piche pottes j ketilles to melt in pyche j boyes for ankers x boy Ropes x
Shevers of Brasse without poleis iij leddern[1512] bokettes xij dossen love[1513] hokes iiij lynch[1514] hokes iij
Copper ketill not sett in furnes weying by estimacon ccc[1515] j xiij ynch compas j