technology in context
the FPGA tools and system-level software. Since integration is much less challenging, a framework makes it far easier to experiment with FPGA design modifications and optimizations, similar to software development methodologies. The framework methodology also makes it relatively easy to change the physical interfaces to the SoC peripherals, so that moving an FPGA design to a different board or device is straightforward and can be quickly accomplished. In addition, external portability is also simplified via the framework’s system-level software that facilitates integration and portability of the FPGA SoC at the box level.
A Real-World Framework
One example of a successful framework implementation is BittWare’s ATLANTiS FrameWork, or AFW. Leveraging Altera’s Avalon open standard to implement common interfaces for data and control, AFW supports Altera’s Stratix family of FPGAs, with physical interfaces that support BittWare’s COTS FPGA boards. AFW provides a wide range of components including: streaming data inter-
connect, control & memory management, physical interfaces, SerDes protocols, simulation & test and utility libraries & resources. These components are reconfigurable and supported by BittWare’s software libraries (BWIO). By using an open standard component structure, AFW also allows straightforward integration of custom or third-party components. It’s important to understand that AFW is a framework, not a tool or environment; it is an infrastructure that the FPGA developer can use as little of, or as much of, as desired. The development environment for AFW is Altera’s standard Quartus tools with additional support provided for timing constraints and SOPC builder. Other development environments could also be used, and simulation is supported using standard tools from vendors such as Aldec or Modelsim. By providing complete FPGA projects and examples, AFW enables users of BittWare’s FPGA boards to have complete SoC implementations out of the box. Simply having all of the physical interfaces in an existing project, with an interconnecting data fabric and control plane, saves
Patient Infotainment & eHealthcare Station Improving Health Care with ARBOR Bedside Care Platform M1726
NEW!
users weeks, if not months, of time—and that’s before even starting the development of the real value-added IP. This new framework methodology for FPGA development has emerged as a “just right” sized alternative to previous methodologies that are often too small or too big. It helps overcome the obstacles to the development of FPGA system solutions, and reduces development costs by providing an infrastructure that moves FPGA development to a higher level of abstraction. A framework enables a software-like approach to FPGA development by treating the FPGA like an SoC with peripheral and fabric infrastructure in place. By integrating validated HDL components, productivity enhancement resources and software libraries, a framework moves customers quickly and confidently from design to deployment. Now, if we can only figure out the too hard, too soft problem. BittWare Concord, NH. (603) 226-0404. [www.bittware.com].
Dual IF for PCI Express with 16-bit ADCs (200 MSPS)
M1726 Patient Infotainment P P Point-of-care Station Clinical Documentation C
Ask for DRX16
Feature Feat atur ue - UL60601 UL60601-1/EN60601-1/EN60601-1-2 UL60601-1/EN60601-1/EN60601 1/EN60601 1/EN60601 01 1-1-2 12 1.6GHz - Soldered Onboard Intel® Atom™ ™ N270 1.6G GHzz CPU CPU - Fanless Operating - Seamless Flush Front Panell for Easy Cleaning - Ventless Design,, Water-proo W Water-proof of (Whole Set IP54 IP54, 4, Front Panel IP65), Dust Resistant Camera, Barcode - Integrated VOIP P Phone, Ph Phone hone Came mera era, RFID, 2D B Ba arcode code e Scanner, MSR and Smart Card Reader - Multi-connectivity ivity (Bluetooth/WL (Bluetooth/WLAN/GbE e h/W / LAN/GbE LA LAN) LAN AN)
• • • •
Two IF inputs (DC to 300 MHz) — adjustable sample rates Giant congurable FPGA (XC6VLX240T) 10 MHz timebase with timestamping capability Pairs with EDT’s x8 PCIe main board for high-speed DMA, plus additional FPGA resources and memory
ARBOR Solution, Inc.
www.edt.com
Untitled-13 1
7/9/10 12:03:58Untitled-2 PM 1
RTC MAGAZINE AUGUST 2010
17
8/10/10 11:10:59 AM