Issuu on Google+

Faculty of Computer Science and Engineering

Course Syllabus

Department of Computer Engineering

Updated: October 1st , 2010

COMPUTER ARCHITECTURE Subject Code: Credit: Major: Prerequisites: Co-studying subject:

504002

3(3.0.6) Computer Science – Computer Engineering Logic Design 1 none

Code: Code:

501128

Course Outline: This course provides the fundamental background in principle and organization of digital computers; bus organization and memory design; principle of computer’s instruction set and programming in assembly language (some popular processors are used such as MIPS, Intel x86, ARM, …); interface between the processor and peripherals; performance issues in computer architecture.

Reference books: [1]

“Computer Organization and Design: the hardware/software interface”, John L. Hennessy & David A. Patterson, Second Edition, MORGAN KAUFMANN PUBLISHERS, INC. 1998

[2]

“Computer Architecture: a quantitative approach”, John L. Hennessy & David A. Patterson, Third Edition, MORGAN KAUFMANN PUBLISHERS, INC. 2002

Lecturer: •

Đinh Đức Anh Vũ, PhD

- Faculty of Computer Science and Engineering

Võ Tấn Phương, Meng

- Faculty of Computer Science and Engineering

Detailed Contents: Content Chapter 1. 1.1 1.2 1.3 1.4

Introduction to Computer Abstraction and Technology Evolution History Inside Computer Integrated Circuit Computer Outlook

Chapter 2. Performance Issues 2.1 Problems 2.2 Performance Metrics 2.3 Measuring Performance 2.4 Workloads and Benchmarks

Week

Notes

1, 2

2, 3,4

1


2.5 2.5

Comparing and Summarizing Performance Real stuffs

Chapter 3. Instruction Set 3.1 Operations and Operands 3.2 Instruction Representations 3.3 Branch Instructions 3.4 Subroutines 3.5 Addressing Modes 3.6 Program Execution 3.7 Array – Pointer 3.8 Real stuffs Chapter 4. Arithmetic for Computer 4.1 Unsigned and Signed Integer 4.2 Addition – Subtraction 4.3 Logic Operations 4.4 Building an ALU 4.5 Multiplication – Division 4.6 Floating point 4.7 Real stuffs

4, 5, 6

7, 8

Chapter 5. Processor: Datapath + Control 5.1 Problems 5.2 Datapath 5.3 Single-Cycle Control Unit 5.4 Multi-Cycle Control Unit 5.5 Micro-Program 5.6 Exeptions 5.7 Real stuffs

9, 10, 11, 12

Chapter 6. Interface 6.1 Problems 6.2 Interface Performance 6.3 IO Devices: type and characteristics 6.4 Bus 6.5 IO Devices – Memory Interface 6.6 Real stuffs

12, 13, 14

2


11 504002 computer architecture eng