Issuu on Google+

X P E RT S C O R N E R Testing and Debugging Zynq SoC Designs with BFMs by Martin Hofherr Design Engineer Missing Link Electronics Endric Schubert Co-founder Missing Link Electronics AXI bus functional models make it easy to verify Zynq-7000 All Programmable SoC components and subsystems. Here’s how to do it, with a step-by-step example based on the Xilinx tool chain. 22 Xcell Journal Fourth Quarter 2012

Xcell Journal issue 81

Related publications